Use this URL to cite or link to this record in EThOS:
Title: High-level power optimisation for digital signal processing in reconfigurable logic
Author: Clarke, Jonathan A.
ISNI:       0000 0004 2686 9214
Awarding Body: Imperial College London
Current Institution: Imperial College London
Date of Award: 2008
Availability of Full Text:
Access from EThOS:
Access from Institution:
This thesis is concerned with the optimisation of Digital Signal Processing (DSP) algorithm implementations on reconfigurable hardware via the selection of appropriate word-lengths for the signals in these algorithms, in order to minimise system power consumption. Whilst existing word-length optimisation work has concentrated on the minimisation of the area of algorithm implementations, this work introduces the rst set of power consumption models that can be evaluated quickly enough to be used within the search of the enormous design space of multiple word-length optimisation problems. These models achieve their speed by estimating both the power consumed within the arithmetic components of an algorithm and the power in the routing wires that connect these components, using only a high-level description of the algorithm itself. Trading o a small reduction in power model accuracy for a large increase in speed is one of the major contributions of this thesis. In addition to the work on power consumption modelling, this thesis also develops a new technique for selecting the appropriate word-lengths for an algorithm implementation in order to minimise its cost in terms of power (or some other metric for which models are available). The method developed is able to provide tight lower and upper bounds on the optimal cost that can be obtained for a particular word-length optimisation problem and can, as a result, nd provably near-optimal solutions to word-length optimisation problems without resorting to an NP-hard search of the design space. Finally the costs of systems optimised via the proposed technique are compared to those obtainable by word-length optimisation for minimisation of other metrics (such as logic area) and the results compared, providing greater insight into the nature of wordlength optimisation problems and the extent of the improvements obtainable by them.
Supervisor: Cheung, Peter ; Constantinides, George Sponsor: Engineering and Physical Sciences Research Council ; Synplicity
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral