Use this URL to cite or link to this record in EThOS:
Title: Design techniques for low power on-chip error correction
Author: Mathew, Jimson
ISNI:       0000 0001 3621 1633
Awarding Body: University of Bristol
Current Institution: University of Bristol
Date of Award: 2008
Availability of Full Text:
Access from EThOS:
As integrated circuit density increases, digital circuits characterized by high operating frequencies and low voltage levels will be increasingly susceptible to faults. Furthermore, it has recently been shown that for many digital signature and identification schemes an attacker can inject faults into the hardware and the resulting incorrect outputs may completely expose their secrets. On-chip error masking techniques such as error correction could be one of the options to mitigate the above problems. To this end, this thesis presents a framework of techniques to design error circuits.
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available