Use this URL to cite or link to this record in EThOS:
Title: Communication interfaces for a distributed embedded multiprocessor system
Author: Chin, Wei Kiong
ISNI:       0000 0001 3565 3691
Awarding Body: Nottingham Trent University
Current Institution: Nottingham Trent University
Date of Award: 2007
Availability of Full Text:
Access from EThOS:
Full text unavailable from EThOS. Please try the link below.
Access from Institution:
This thesis documents a research project on communication interfaces for a distributed embedded multiprocessor system. This resulted in the development of a novel embedded distributed multiprocessor system on a single chip. The initial feasibility studies involved a review of the relevant embedded distributed multiprocessor systems and their inter-processor communication. The research aimed to expand the potential of a multiprocessor communication system on a single chip. System designs were adapted to achieve more efficient Direct Memory Access (DMA) and reduced processor intervention. A development board with advanced FPGA technology is used to implement the designed modules. The single chip solution consists of two processing nodes and an 'offthe-shelf hardware message router. Each processing node includes: a NIOS II processor, a memory module, and a network interface controller. The network interface controller, which interconnects the processor and the embedded routing network, was developed using VHDL. All basic routing features and functions of this novel VHDL system model have been proven and verified through hardware testing and simulation. The system was synthesised and implemented into a single FPGA chip as a System-on-ProgrammableChip (SOPC). A test program was written to test the functionality of the interface. The research resulted in a fully operational prototype. The features of the system are discussed and compared and contrasted with the state-of-the-art research literature. The router and NIOS II processors with their interface form the building blocks of a robust, embedded network on the single chip platform. The router interconnects all the processing nodes and allows them to operate in the same network simultaneously, thus increasing system flexibility and applications. The in-built differential output feature on the FPGA chip enables the system to be cascaded to more processing nodes off-chip.
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available