Use this URL to cite or link to this record in EThOS: https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.374853
Title: Macrosimulation of LSI circuits for timing and waveform data
Author: Fyson, Clifford Joseph Richard
ISNI:       0000 0001 3486 0058
Awarding Body: University of Southampton
Current Institution: University of Southampton
Date of Award: 1986
Availability of Full Text:
Access from EThOS:
Full text unavailable from EThOS. Please try the link below.
Access from Institution:
Abstract:
The computer based prediction of the time domain performance of digital, (V)LSI circuits is considered in this thesis. The modelling and analysis techniques that are presently used are reviewed. The principles of a macrosimulator are described and its performance examined. Algorithms are presented for the interactive characterisation of Boolean gate macromodels. The practicalities of macromodelling larger elements are studied. A circuit level model for integrated, short channel MOSFETs is decribed and evaluated. The exploitation of redundancy in circuit level, transient analyses, by hierarchical simulation, is considered and the technique compared with macrosimulation.
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID: uk.bl.ethos.374853  DOI: Not available
Keywords: Integrated circuit simulation
Share: