Use this URL to cite or link to this record in EThOS:
Title: A gate matrix approach to VLSI logic layout.
Author: Gani, Sohail M.
ISNI:       0000 0001 3487 6746
Awarding Body: University of Essex
Current Institution: The University of Essex pre-October 2008
Date of Award: 1990
Availability of Full Text:
Full text unavailable from EThOS.
Please contact the current institution’s library for further details.
No abstract available
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available
Keywords: Integrated circuit design