Use this URL to cite or link to this record in EThOS:
Title: Application of parallel processing techniques to routing for VLSI design
Author: Sagar, V. K.
ISNI:       0000 0001 3544 8495
Awarding Body: University of Essex
Current Institution: University of Essex
Date of Award: 1990
Availability of Full Text:
Access from EThOS:
No abstract available
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available
Keywords: VLSI design process