Use this URL to cite or link to this record in EThOS: http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.706865
Title: Development of a silicon tracker and front-end electronics for R³B
Author: Powell, William
ISNI:       0000 0004 6059 4381
Awarding Body: University of Liverpool
Current Institution: University of Liverpool
Date of Award: 2016
Availability of Full Text:
Access from EThOS:
Access from Institution:
Abstract:
A highly segmented silicon tracking detector has been constructed at the University of Liverpool that will form an integral part of the future R3B (Reactions with Relativistic Radioactive Beams) experimental setup at FAIR (Facility for Antiproton and Ion Research). The requirements and design of the tracking detector are explained as well as the tracker's functionality in relation to the other R3B detectors. The tracking detector will provide high resolution position measurements and vertex capabilities that will significantly enhance the wide ranging physics programme that is anticipated for R3B. Individual detectors have been constructed by combining several silicon sensors with a double-sided stereoangle strip geometry. All sensors have a strip pitch of 50 μm to ensure high granularity. The tracker is formed of two types of detector which have a total of 4096 or 3072 independent strips. All silicon sensors used for detector construction have been subjected to a quality assurance process at the University of Liverpool. The different stages of the quality assurance process are described and the results for all accepted sensors are presented. The process by which detectors are produced is outlined and the final test data for each completed detector is presented. The detector readout relies on an Application Specific Integrated Circuit (ASIC), which has been designed, at Rutherford Appleton Laboratory, specifically for the silicon tracker. A detailed description of the R3B ASIC architecture is given and ideal operational amplifier calculations have been performed for the different pulse processing stages. A bare ASIC test setup has been assembled at STFC Daresbury, to develop an understanding of the performance of the pre-production ASIC (version two). An analysis of the results has identified issues which have been corrected for the final production ASIC (version three). The results of pre-production ASIC testing have been compared with the specifications and a discussion of the measurements of several key performance criteria is presented, along with theoretical calculations for comparison and verification.
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID: uk.bl.ethos.706865  DOI: Not available
Share: