Use this URL to cite or link to this record in EThOS: http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.487377
Title: Phase locked loop analysts for steerable antenna arrays
Author: Soo, C. B.
Awarding Body: Queens -Belfast
Current Institution: Queen's University Belfast
Date of Award: 2008
Availability of Full Text:
Full text unavailable from EThOS.
Please contact the current institution’s library for further details.
Abstract:
The purpose of this work was to produce novel Phase Locked Loops (PLL) architectures for antenna array applications. The operational characteristics of these PLLs architectures are presented and are analysed theoretically. The first type ofPLL ar.c. hitecture presented is called the Phase Conjugating Locked Loops (PCLL). Three different topologies for this type are designed to provide the phase conjugation operation necessary for retrodirective antenna array action. PCLL .Type 1 operates under the circumstance that input radio frequency roRF is different . from the VCO output frequency rovco while Type 2 and 3 operate when both ofthese frequencies are equal to each other. I I The second type of PLL architecture, which is called the Variable Phase Locked Loop (VPLL), is designed to operate in transmit only operation as a spatial phase shifter. The beamforming operation of a VPLL based antenna array is obtained by baseband tuning ofthe VCO voltage. The last type of PLL architecture studied, the Phase Buffering Locked Loop (PBLL), is suitable for self-tracking receive only operation. The embodiment of this PLL is architecturally similar to that of PCLL Type 1 with the exception that a down' converter mixer is included after the VCO and an inverter is inserted before the VCO. For each of the PLL architectures comprehensive derivations of the output phase noise jitter noise equations including the effects of the non-linearity and non-idealistic mixer characteristics is presented. These RMS phase noise jitter equations are utilised in order to evaluate the steady state error of each PLL topology. Following the investigation of noise performance, the stability of PLL architectures is examined. Bode Plot and Polar Plot have been deployed to facilitate the investigation. The final investigation concentrates on the impact of multiple signals on PBLL self-tracking receiver antenna array.
Supervisor: Not available Sponsor: Not available
Qualification Name: Queens -Belfast, 2008 Qualification Level: Doctoral
EThOS ID: uk.bl.ethos.487377  DOI: Not available
Share: