Use this URL to cite or link to this record in EThOS:
Title: Testing techniques and fault simulation for analogue CMOS integrated circuits.
Author: Kilic, Yavuz.
ISNI:       0000 0001 3599 1543
Awarding Body: University of Southampton
Current Institution: University of Southampton
Date of Award: 2001
Availability of Full Text:
Full text unavailable from EThOS. Please contact the current institution's library directly if you wish to view the thesis.
No abstract available
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available
Keywords: Circuits Electric circuits Electronic circuits