Use this URL to cite or link to this record in EThOS:
Title: Test process evaluation techniques for analogue and mixed signal integrated circuits.
Author: Povazanec, Juraj.
ISNI:       0000 0001 3497 4776
Awarding Body: Leeds Metropolitan University
Current Institution: Leeds Beckett University
Date of Award: 1996
Availability of Full Text:
Access through EThOS:
No abstract available
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available
Keywords: Circuits Electric circuits Electronic circuits