Use this URL to cite or link to this record in EThOS:
Title: Optimising fault modelling and test development for VLSI analogue circuits
Author: Besnard, Stéphane Claude Louis.
Awarding Body: University of Huddersfield
Current Institution: University of Huddersfield
Date of Award: 2001
Availability of Full Text:
Access through EThOS:
No abstract available
Supervisor: Not available Sponsor: Not available
Qualification Name: Thesis (Ph.D.) Qualification Level: Doctoral
EThOS ID:  DOI: Not available
Keywords: Electronic testing Electric engineering Computer science Electric measurements Electronic measurements